Towards the Automatic Application of Physical Attacks Countermeasures

Dr. Francesco Regazzoni

Dr. Francesco Regazzoni RISE Spring School, Cambridge, 28 March 2018

From Idea to ASIC: the design flow....

Dr. Francesco Regazzoni RISE Spring School, Cambridge, 28 March 2018

A bit of history

- 1948 Transistor
- Design done by hand
- 1970 Automated place and route
- 1980 Chip design with programming languages

A bit of history

- 1948 Transistor
- Design done by hand
- 1970 Automated place and route
- 1980 Chip design with programming languages
- Chip is most likely to function correctly
- Chip is easier to be verified
- Designer can handle more complex designs
- Birth of commercial EDA companies

First consideration....



■ 2018... Now is time!

э



Design done by hands

Design done by hands

Simple circuits

Dr. Francesco Regazzoni RISE Spring School, Cambridge, 28 March 2018

Design done by hands EDA tools

Simple circuits

Dr. Francesco Regazzoni RISE Spring School, Cambridge, 28 March 2018

Design done by hands Simple circuits EDA tools Complex and large circuits

... for security?

 Security is very often considered at later stages of design

- Cost and Time to Market
- Possible Security pitfalls
- Handle the Complexity

 Security is very often considered at later stages of design

- Cost and Time to Market
- Possible Security pitfalls
- Handle the Complexity

EXTRA CONSTRAINT

Use as much as possible "standard" design commodities!

Where are we?

Dr. Francesco Regazzoni RISE Spring School, Cambridge, 28 March 2018

э

< 口 > < 同

A bit of history

- 1996 Physical attacks
- Countermeasures done by hand
- 2004 Secured synthesis and place and route ^a
- 2009 Tool driven by a security variable ^b

^bFrancesco Regazzoni, Alessandro Cevrero, François-Xavier Standaert, Stéphane Badel, Theo Kluter, Philip Brisk, Yusuf Leblebici, Paolo Ienne, "A Design Flow and Evaluation Framework for DPA-Resistant Instruction Set Extensions" CHES 2009

^aKris Tiri, Ingrid Verbauwhede, "A Logic Level Design Methodology for a Secure DPA Resistant ASIC or FPGA Implementation" DATE 2004:

A bit of history

- 1996 Physical attacks
- Countermeasures done by hand
- 2004 Secured synthesis and place and route ^a
- 2009 Tool driven by a security variable ^b

^DFrancesco Regazzoni, Alessandro Cevrero, François-Xavier Standaert, Stéphane Badel, Theo Kluter, Philip Brisk, Yusuf Leblebici, Paolo Ienne, "A Design Flow and Evaluation Framework for DPA-Resistant Instruction Set Extensions" CHES 2009

Still only goals

- Chip would most likely to function securely
- Chip security would be easier to be verified
- Designer could handle more complex designs

< □ > < 同 >

^aKris Tiri, Ingrid Verbauwhede, "A Logic Level Design Methodology for a Secure DPA Resistant ASIC or FPGA Implementation" DATE 2004:

Enabling the automatic design for DPA resistance



∃) B

• • • • • • • • • • •



Generate useful power traces?

э

Image: A matrix and a matrix



Generate useful power traces?

Measure the DPA resistance?

э

• • • • • • • • • • •



Image: Image:

- Generate useful power traces?
- Measure the DPA resistance?
- Countermeasure and its design flow?

э



Image: Image:

- Generate useful power traces?
- Measure the DPA resistance?
- Countermeasure and its design flow?
- Partition the algorithm?

э

Where are we?

Dr. Francesco Regazzoni RISE Spring School, Cambridge, 28 March 2018

э

< 口 > < 同

Step One



Automated Synthesis

INPUT:

HDL Description

- Technological Library (area, timing, power)
- Synthetic Library (multipliers...)
- Constraints

OUTPUT:

- DPA resistant Gate Level Netlist
- Estimation of area, timing, power (!)
- Timing constraints

Automated Place and Route

INPUT:

- DPA resistant Gate Level Netlist
- Technological Library
- Estimation of area, timing, power (!)
- Timing constraints
- Secure Place and Route Script

OUTPUT:

DPA resistant fabrication file

Step Two



Towards Automatic Application of Countermeasures

Inputs:

- Unprotected Algorithm
- Countermeasure

Output:

Algorithm where the countermeasure is Applied

Algorithm where the countermeasure is applied does NOT mean protected Algorithm

Customizable Processors



int PRESENT(int plaintext, int key) {

- 1 int result = 0; // initialize the result
- 2 plaintext = plaintext ^key; // perform the xor with the key
- 3 result = S[plaintext]; // perform the S-box
- 4 return result; }; // return the result

Customizable Processors







Protected / Non Protected CO-Design!



▶ 《臣》

< 口 > < 同

Protected / Non Protected CO-Design!



▶ < Ξ ▶</p>

< □ > < 同 >

Protected / Non Protected CO-Design!



Image: Image:

Dr. Francesco Regazzoni RISE Spring School, Cambridge, 28 March 2018

▶ < Ξ ▶</p>

What about Software?



Information Leakage Analysis



Example on Software



• • • • • • • • • • •

э

→ < ∃→

Example on Software



э

Security Evaluation



Step Three



Towards Verification

Inputs:

- Algorithm where the countermeasure is Applied
- Countermeasure

Output:

 Assertion of the Correct Application of the Countermeasure

 Assertion of the correct application of the countermeasure does NOT mean protected Algorithm

Do We Need Verification?



Sensitivity Definition

Goal

Given a **program**, find the **sensitive** operations, which **leak critical** information.

Define three types for variables:

- Secret
- Public

Random

Represent the program as a graph

 Use satisfiability queries to detect the dependencies and sensitivity

Dependency Check

Is it a Don't care from random point of view?

- If at least one bit is not a don't care, it is random, so ok.
- Else, check if is a **Don't care** from some secret variable?
- If at least a bit is not a don't care, then is sensitive.

- Compiler problems
- Programmer problems (shift with hamming distance leakage)
- Countermeasure problem (Goubin [2001])

Physical security is a concern

- Design automation and Verification for physical security is crucial for Embedded systems
- Initial steps for power analysis are promising

This is just the beginning...

Thank you for your attention!

mail: regazzoni@alari.ch