

DEEPSECURITY: APPLYING DEEP LEARNING TO HARDWARE SECURITY



DeepSecurity: Applying Deep Learning to Hardware Security

Overall Goal

To investigate the use of Deep Learning for security verification in EDA tools, specifically in relation to *Hardware Trojan detection* and *Side channel analysis* to allow non-security experts to receive feedback on how to improve the security of their designs prior to fabrication.






Hardware Trojans




- Hardware Trojans (HTs) are malicious modifications to integrated circuits (ICs)
 - Emerging security concern in the IC industry
- Globalisation of semiconductor supply chains, design and fabrication of ICs now distributed worldwide
 - use of overseas foundries,
 - third party IP,
 - third party test facilities
- Becoming difficult to ensure the integrity and authenticity of devices



HT Classification






Source: B. Shakya, T. He, H. Salmani, D. Forte, S. Bhunia, and M. Tehranipoor, 'Benchmarking of Hardware Trojans and Maliciously Affected Circuits', *J. Hardw. Syst. Secur.*, pp. 1–18, 2017.

Simple Classification



Original Circuit,

- Functional Trojans
 - Combinational Trojans
 - Sequential Trojans
- Parametric Trojans
 - Dopant area
 - Doping concentration




Sequential

trigger

S.


Detecting Hardware Trojans – IC Production Stage





Use of Machine Learning to detect HTs






Source: K. Hasegawa, 'Hardware Trojans classification for gate-level netlists based on machine learning', IEEE 22nd IOLTS, 2016.

Current progress: An Automatic Hardware Trojan Generation Platform-1/2






Current progress: An Automatic Hardware Trojan Generation Platform-2/2



Sample of HT Configuration Parameters

Parameters	Value Type
No. of Hardware Trojans	Number
No. of low activity nets	Number
No. of normal activity nets	Number
HT trigger type	Combinational/Sequential
HT payload type	Functional/Leakage
User-designed HT	Enable/Disable

- Trigger selection according to netlist transition probability
- Highly configurable
- A variety of HT types and benchmark circuit choices
- Pre-research on ML/DL-based HT detection





- Evaluate ML approaches to check the validity of the proposed platform and HT-infected circuit database & make the database publicly available.
- Compare several ML algorithms to determine the best detection approach.
- Step into deep learning, investigate the performance between different NN architectures and build a novel deep learning architecture for HT detection.
- Conduct a comprehensive evaluation of the application of supervised and unsupervised ML and deep learning techniques for HT detection on gatelevel netlists.

